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Abstract—This paper investigates various important mi-
crowave characteristics of an independently biased 3-stack In-
GaP/GaAs heterojunction bipolar transistor (HBT) monolithic
microwave integrated circuit (MMIC) chip at both small-signal
and large-signal operation. By taking the advantage of the
independently biased functionality, bias condition for individual
transistor can be adjusted flexibly, resulting in the ability of
independent control for both small-signal and large-signal per-
formances. It was found that at small-signal operation stability
and isolation characteristics of the proposed configuration can
be significantly improved by controlling bias condition of the
second-stage and the third-stage transistors while at large-signal
operation its linearity and power gain can be improved through
controlling the bias condition of the first-stage and the third-
stage transistors. To demonstrate the benefits of using such an
independently biased configuration, a measured optimum large-
signal performance at an operation frequency of 1.6 GHz under
an optimum bias condition for the high gain, low distortion were
obtained as: PAE = 23.5 %, Pout = 12 dBm; Gain = 32.6 dB
at IMD3 = -35 dBc. Moreover, to demonstrate the superior
advantage of the proposed configuration, its small-signal and
large-signal performance were also compared to that of a single
stage common-emitter, a conventional 2-stack, an independently
biased 2-stack configuration. The compared results showed that
the 3-stack configurations is considered the best choice for various
applications in both small-signal and large-signal operation.
Index Terms—MMIC, Microwave, InGaP/GaAs, HBT, Power
Amplifier, Independently biased.
I. INTRODUCTION
THERE exist various classical stacked circuit configura-tions which are composed of more than one single tran-
sistors and among them, the most well-known ones are cascode
[1] and Darlington [2] configurations. In cascode connections
which are consists of the first-stage common-emitter (CE) or
common-source (CS) transistor and the second-stage common-
base (CB) or common-gate (CG) transistor, by ultilizing the
reduction of Miller effect [3], it can offer high isolation
between ouput and input, wide bandwidth and high gain over
the single stage transistor. The main advantage of Darlington
connection in which the emitter of the first-stage transistor
feeds into the base of the second-stage’s transistor is the high
current gain [4]. Since these types of configurations can offer
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many advantages, they are widely used in both communi-
cations and digital applications [5] [6] [7] [8]. However in
modern wireless communication systems the high demand for
various simultaneous high frequency characteristics at both
small-signal and large-signal including high stability, isolation,
power gain, efficiency and linearity is mandatory. The cascode
and Darlington configurations, nevertheless, are not be able
to offer these number of requirements simultaneously. This
issue can be overcome by using external circuit techniques
such as feedback, feedforward or pre-distortion for realiza-
tion of higher linearity [9] [10] [11] [12]. An alternative
solution for a trade off between efficiency and linearity in
a wide power level is using Doherty amplifier which was
first proposed by Doherty in 1936 [13] [14] [15]. However
Doherty amplifier consists of two component amplifiers that
are a carrier amplifier and a peaking amplifier, resulting in
large circuit size. Although external circuit techniques are
good and common solutions to the issues, they increase the
system complexity as well as system power consumption. The
solution instead can be found at the device level where multi-
transistors are connected in cascade to utilize compensation
effect among transistors for high linearity while still ensuring
high efficiency, output power as well as high power gain for
the amplifier. One major advantage of using transistor-stacking
method over the external circuit solutions is size reduction of
the whole circuit. Several articles reported on the transistor-
stacking configuration using field-effect transistors (FETs) [16]
[17] [18]. However the key point to realize a simultaneously
efficient improvement for various performances in the stacked
configuration is bias condition of each transistor must be able
to be controlled independently. In order to construct such
a stacked configuration which can fulfill the requirements
without using any add-on techniques, a novel circuit namely
independently biased 3-stack topology was proposed in this
paper. This structure is realized by extending the cascode
configuration through connecting an additional CB transistor
at the output side as a load. Moreover, besides conventional
bias terminals for base bias currents and collector bias voltage,
two mid-point bias terminals are inserted to the common points
between the first-stage CE and second-stage CB transistors and
between the second-stage CB and third-stage CB transistors,
respectively as illustrated in Fig. 1. Thanks to this technique,
floating potential points in conventional 3-stack structure are
now replaced with bias terminals, resulting in an ability of
setting independent bias conditions for each transistor. By
independent bias control for 3 transistors, various small-signal
and large-signal performances can be improved simultaneously
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Fig. 1. 3-stack HBT configurations: a) Conventional configuration and b)
Independently biased configuration.
through finding out an optimum bias condition without us-
ing any external circuit solutions. Moreover, by using this
technique circuit designers can select which performances are
priority for their own goal with a careful consideration in
scarifying other performances through adjusting appropriate
bias terminals. For instance, it will be shown later that
by increasing the third-stage collector bias voltage linearity,
power gain and isolation can be improved but the stability
becomes poor simultaneously. Therefore, the proposed circuit
is a promising candidate for various applications in both small-
signal and large-signal operation in wireless communication
systems. It can be used as power amplifiers in the transmitter
of base transceiver station (BTS) of a cellular network or in
handset terminal devices or buffer amplifiers in the receiver of
RF communication systems due to its high isolation, high gain
and low distortion. One drawback of using this method is one
has to use higher bias voltage level and more bias terminals
are needed compared with the single-stage power amplifier
(PA).
The paper is organized as follows: section II experimentally
investigates small-signal performances such as stability, isola-
tion and power gain with respect to variation of bias conditions
of each transistor to find out an optimum bias condition for
the configuration at the small-signal. This section also shows
a comparison of measured results for isolation and power gain
among three configurations including conventional 2-stack,
independently biased 2-stack and independently biased 3-stack
configurations. Section III firstly investigates the large-signal
performances including efficiency, power gain and distortion
by simulation based on the optimum bias condition which is
obtained from small-signal investigation in order to find out the
final optimum bias condition at both small-signal and large-
signal. A comparison of simulated large-signal performance
for power gain, output power and third-order intermodulation
distortion (IMD3) among the proposed 3-stack configuration,
single stage transistor, conventional 2-stack and independently
biased 2-stack configurations are presented in this section.
Finally, large-signal measurement of an independently biased
3-stack HBT based fabricated amplifier using the final opti-
mum bias condition is performed and compared with a con-
ventional 3-stack HBT amplifier to demonstrate the superior
performance of the proposed configuration. Section IV will
summarize the paper.
a) b)
Fig. 2. Small-signal equivalent circuit for the CE and CB transistors: a) CE
transistor and b) CB transistor.
Fig. 3. Simplified small-signal equivalent circuit of the 3-stack HBT configu-
ration. The configuration is formed by connecting the first-stage CE transistor
to the second-stage CB transistor and the third-stage CB transistor.
II. SMALL-SIGNAL INVESTIGATION
The reason why small-signal characteristics are necessary to
be investigated is it relates to various important performances
of a PA such as stability of operation and power gain. Stability
of operation can be represented via K-factor and isolation
parameter. While K-factor characterizes the stability in terms
of circuit oscillation, isolation characterizes the stability in
terms of leakage of the signal from output to the input of the
circuit. High K-factor and high isolation are always desirable
for stable operation of the circuit. Power gain, at small-
signal level is always characterized by maximum available
gain (MAG) and maximum stable gain (MSG). While MAG
is defined for the case where K-factor is greater than unity,
MSG is defined for one where K-factor is less than unity.
It is generally known that the stacked circuit configurations
can inherently offer high isolation and high gain over single-
stage circuit. Therefore it is expected to realize high gain and
high isolation by using the 3-stack configuration. However,
the stability needs to be carefully treated due to several bias
terminals of the configuration. This section will experimentally
investigate stability, isolation and power gain of the configu-
ration under various bias conditions consideration.
A. Theoretical considerations
Before performing experimental investigation of the small-
signal performance, this section generally figures out the main
advantages of the proposed 3-stack circuit under a theoretical
analysis. Figure 2 shows the small-signal equivalent circuit for
the CE and CB transistors. Figure 3 describes the total equiva-
lent circuit of the 3-stack configuration which is composed of
the first-stage CE transistor, the second-stage CB transistor and
the third-stage CB transistor. In order to theoretically analyze
this cascaded configuration, it is better to use ABCD matrix.
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Regarding the Fig. 2a, ABCD matrix of the CE transistor is
given as
ACE ≈ −g0 + jωCµ
gm
(1)
BCE ≈ − 1
gm
(2)
CCE ≈ − jωCµ (g0 + jωCpi ) + g0 (gpi + jωCpi )
gm
(3)
DCE ≈ −gpi + jωCpi
gm
(4)
where g0, gpi and gm are output conductance, input conduc-
tance and transconductance of the CE transistor, respectively
whereas Cpi and Cµ are base-emitter capacitance and collector-
base capacitance, respectively. These parameters are bias-
dependent. Regarding the Fig. 2b, ABCD matrix of the CB
transistor is given as
ACB ≈ g0 + jωCµ
gm
(5)
BCB ≈ 1
gm
(6)
CCB ≈ jωCµ (gm + jωCpi ) + jωCpig0
gm
(7)
DCB ≈ −gm + jωCpi
gm
(8)
where g0, gpi and gm are output conductance, input conduc-
tance and transconductance of the CB transistor, respectively
whereas Cpi and Cµ are base-emitter capacitance and collector-
base capacitance, respectively.
The above expressions are derived by taking into account the
following general approximations: g01, g02, g03 << gpi1, gpi2,
gpi3, gm1, gm2, gm3 and gpi1, gpi2, gpi3 << gm1, gm2, gm3 and
Cµ << Cpi and ωCµ << gm. The final ABCD matrix of the
3-stack configuration as shown in the Fig. 3 is then derived as
(
A B
C D
)
=
(
ACE1 BCE1
CCE1 DCE1
) (
ACB2 BCB2
CCB2 DCB2
) (
ACB3 BCB3
CCB3 DCB3
)
(9)
From (1)-(9), the final expressions for the ABCD parameters
of the 3-stack is derived as the following
A ≈ g01g02g03 + jωCµ3 (gm2 − jωCpi2) (gm3 + jωCpi3)
gm1gm2gm3
(10)
B ≈ − (gm2 − jωCpi2) (gm3 − jωCpi3)
gm1gm2gm3
(11)
C ≈ jωCµ3 (gpi1 + jωCpi1) (gm2 − jωCpi2) (gm3 + jωCpi3)
gm1gm2gm3
(12)
D ≈ − (gpi1 + jωCpi1) (gm2 − jωCpi2) (gm3 − jωCpi3)
gm1gm2gm3
(13)
The final ABCD matrix is then converted to admittance matrix
or Y matrix as the following
Y11 =
D
B
= gpi1 + jωCpi1 (14)
Y12 =
BC − AD
B
=
g01g02g03 (gpi1 + jωCpi1)
gm1gm2gm3
(15)
Y21 = − 1B =
gm1gm2gm3
(gm2 − jωCpi2) (gm3 − jωCpi3) (16)
Y22 =
A
B
=
= −g01g02g03 + jωCµ3 (gm2 − jωCpi2) (gm3 + jωCpi3)
(gm2 − jωCpi2) (gm3 + jωCpi3) (17)
From these Y-parameters, MSG of the circuit is computed as
MSG =
Y21Y12
 =
=
gm1gm2gm3
g01g02g03
1√(
ωCpi1
gm1
)2 [
1 +
(
ωCpi2
gm2
)2] [
1 +
(
ωCpi3
gm3
)2] (18)
The above equation for MSG demonstrates the fact that if
gm is on the same order as ωCpi , MSG is mainly contributed
by the factor gm1gm2gm3/g01g02g03. Because it is generally
known that gm >> g0, MSG of the 3-stack is very high due to
the triple contributing factor gm/g0. This illustrates the very
high power gain of the proposed 3-stack configuration. The
expression for MAG is then expressed as
MAG = MSG
(
K −
√
K2 − 1
)
(19)
where K is the Rollet stability factor which is given as
K =
2Re (Y11) Re (Y22) − Re (Y12Y21)
|Y12Y21 | (20)
From (19) it can be seen that MAG is directly proportional
to MSG which means higher MSG results in higher MAG
for a fixed value of the K-factor. Thus MAG of the 3-stack
circuit is also high due to its very high MSG. It is expected
that power gain can be improved by taking into account the
major contribution of the third-stage transistor because it is the
main factor controlling output resistance of the configuration
when same collector current flowing through transistors. This
argument is similar to experimental investigations reported in
[19] for an independently biased 2-stack HBT configuration.
Isolation characteristic (S12) of the 3-stack configuration is
derived as below
S12 =
2 (BC − AD)
A + B/Z0 + CZ0 + D
≈
≈ 2g01g02g03
gm1gm2gm3
Z0 (gpi1 + jωCpi1) (21)
where Z0 is the system reference impedance. Equation (21)
shows that the isolation has triple contributing factor of g0/gm
whose value is very small due to the fact gm >> g0. In addition
to this, another contributing factor that can be seen is gpi or
ωCpi whose value is also very small. This means the isolation
characteristic of the proposed 3-stack configuration can be
considered much higher compared to the single-stage transistor
or 2-stack configuration. The second-stage transistor may play
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Fig. 4. Experimental setup for measuring the S-parameters of the inde-
pendently biased 3-stack HBT MMIC chip. Three transistors have the same
emitter size of 2 × 20µm2 × 2 fingers
the main role for isolation improvement since it functions as
a buffer stage in 3-stack configuration. This means that this
transistor controls the feedback and leakage signal from output
to the input.
B. Experimental setup
Figure 4 shows the experimental procedure for on-wafer
measurement of the S-parameters of the independently biased
3-stack configuration. The configuration is implemented on
a Monolithic Microwave Integrated Circuit (MMIC) 3-stack
HBT chip in order to reduce the circuit size as shown in
the figure. The MMIC chip consists of three InGaP/GaAs
HBTs with the same size of 2× 20 µm2 × 2 fingers which was
fabricated using foundry service by the WIN Semiconductor
Corp. with a substrate thickness of 75 µm. The HBT has
a maximum oscillation frequency ( fmax) of 110 GHz and a
current gain cutoff frequency ( fT) of 31 GHz when biased at
Vce = 3.6 V; Ic = 20 mA. The base terminals of the three
transistors are biased through current sources (Ib1 and Ib2),
while the last CB transistor collector terminal is biased by
a voltage source (Vcc) through Bias-T. The base terminal of
the two CB transistors and the two added bias terminal (Vcc1
and Vcc2) are biased through bonding wires with negligible
internal inductances. The DC power supply is Agilent E5270A
DC source whereas the S-parameters for calculating the K-
factor, maximum available gain (MAG), and maximum stable
gain (MSG), are measured using an Agilent N5242A PNA-X
network analyzer with a frequency range from 10 MHz to 26.5
GHz.
C. Design frequency determination
The operation frequency is determined in such a way
that at this frequency the proposed configuration exhibits
0
100
200
300
400
-5
5
15
25
35
45
1.5 1.7 1.9 2.1 2.3 2.5
K -
f a
c t
o
r
M
A G
/ M
S G
 
( d B
)
Freq (GHz)
-110
-100
-90
-80
-70
-60
-50
1.5 1.7 1.9 2.1 2.3 2.5
S 1
2
( d B
)
Freq (GHz)
0.2 mA 0.3 mA
0.1 mA
Proposed
Conventional
Proposed
Conventional
0.2 mA 0.3 mA
Proposed
Conventional
0.1 mA
Fig. 5. Measured Isolation comparison between the proposed 3-stack and
conventional 3-stack configurations under the variation of base bias currents.
0
100
200
300
400
-5
5
15
25
35
45
1.5 1.7 1.9 2.1 2.3 2.5
K -
f a
c t
o
r
M
A G
/ M
S G
 
( d B
)
Freq (GHz)
-110
-100
-90
-80
-70
-60
-50
1.5 1.7 1.9 2.1 2.3 2.5
S 1
2
( d B
)
Freq (GHz)
0.2 mA 0.3 mA
0.1 mA
Proposed
Convention l
Proposed
Conventional
0.2 mA 0.3 mA
Proposed
Conventional
0.1 mA
Fig. 6. Measured Stability and power gain comparison between the proposed
3-stack and conventional 3-stack configurations.
TABLE I
BIAS CONDITION FOR OPERATION FREQUENCY DETERMINATION.
Ib Vcc
Proposed 3-stack Conventional 3-stack
Vcc1 Vcc2 Vcc3 Vcc1 Vcc2 Vcc3
(mA) (V) (V) (V) (V) (V) (V) (V)
0.1
7.0 0.5 5.8 0.7 5.4 0.9 0.80.2
0.3
superior performances over the conventional one. Here, the
conventional configuration differs from the proposed one in
that it has no two added biased terminals. Therefore, firstly
it is needed to make a comparison in performances between
the two configurations over a frequency range. The compared
performances are isolation, stability and power gain at small-
signal level. In order to make a logical comparison, the total
collector bias voltage Vcc which is the supply voltage at
collector terminal of the third-stage transistor as well as base
bias currents must be identical for the both configurations. The
detailed bias conditions are given in Table I. It is important to
note that for a fixed value of Vcc, the collector bias voltages
of the three transistors of the conventional configuration are
accordingly fixed and cannot be controlled. In this comparison,
collector bias voltages of the conventional configuration are
fixed at 5.36 V, 0.88 V and 0.76 V for the first-stage, second-
stage and third-stage transistors, respectively. The proposed
3-stack configuration, on the other hand, can control collector
bias voltages for each stage transistor. Figure 5 and Fig.
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6 show a comparison in performances including isolation,
stability and power gain between the 2 types of configurations
within the frequency range from 1.5 GHz to 2.5 GHz. In Fig.
5 which illustrates the isolation comparison, when base bias
current varies from 0.1 mA to 0.3 mA with step of 0.1 mA, two
best isolation values (S12) of the proposed configuration are -
99.2 dB and -97.9 dB at 2.48 GHz and 1.6 GHz, respectively.
At these best values, the differences compared with that of
the conventional one are 43.8 dB and 19.51 dB, respectively.
In addition, from Fig. 6 which illustrates the comparison in
stability and power gain, two best values for stability factor
are 230.2 and 214.7 which are located at 1.84 GHz and
1.6 GHz, respectively. The best values for isolation at these
frequencies are -96.9 dB and -97.9 dB, respectively. From
these considerations, it can be concluded that the proposed
configuration should be operated at a frequency of 1.6 GHz
for best isolation and high stability over the conventional one.
The power gain of the proposed configuration at this frequency
is 35.1 dB which is also higher than that of the conventional
one by 4.8 dB as shown in Fig. 6.
Once the operation frequency is determined, various investiga-
tions on performances of the proposed configuration under the
variation of bias conditions are carried out at this frequency in
order to find out an optimum bias condition for achieving an
optimum performances at both small-signal and large-signal,
this is presented in following section.
D. Base bias currents investigation
Effect of base bias currents on isolation, stability and power
gain are described in Fig. 7 and Fig. 8 . In Fig. 7, it can be
seen that in order to improve isolation, Ib3 should be biased
at low values whereas Ib2 should be biased at high values; Ib1
doesn’t show a remarkable effect on the improvement of the
performances. Moreover, it is clear to see in the figure that
Ib2 is the dominant factor contributing to the improvement of
isolation and the best isolation of -89.4 dB can be achieved
at Ib2 = 0.28 mA. In addition to isolation, Fig. 8 shows the
dependence of stability and power gain on the variation of
base bias currents. It is obviously observed that Ib2 once again
plays a key role for power gain improvement by trading off
with stability or in other words stability can be scarified due to
adjustment of Ib2 for realization of higher power gain (MSG).
It is however noted that this poor stability can be compensated
via fine tuning of Ib1 and Ib3.
E. Collector bias voltages investigation
Figure 9 describes the dependence of isolation on the vari-
ation of collector bias voltages including Vcc1, Vcc2 and Vcc3.
Here Vcc1, Vcc2 and Vcc3 represent DC collector-emitter volt-
age of the first-stage, second-stage and third-stage transistor,
respectively. This figure shows that the third-stage collector-
emitter voltage, Vcc3, is the dominant bias parameter which
contributes the most to the improvement of the isolation. In
order to achieve high isolation, Vcc3 should be biased at high
values. The configuration can offer the best isolation of -90.9
dB if Vcc3 is adjusted at 3.5 V while Vcc1 = 2.5 V, Vcc2 = 2.5
V and Ib = 0.15 mA.
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Fig. 7. Measured Isolation investigation under variation of base bias currents.
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Fig. 8. Measured Stability and power gain investigation under variation of
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In Fig. 10, it can be clearly seen that Vcc1 has just a little effect
on the improvement of stability and power gain compared with
Vcc2 and Vcc3. This means performances of the configuration is
not dependent on the first-stage transistor since Ib1 also has an
insignificant impact on the improvement of the performances
as discussed in the above section. To improve stability of the
circuit, one should adjust Vcc2 at high values while setting Vcc3
at low values. However, setting Vcc3 at low values makes the
isolation worse as shown in Fig. 9. This implies Vcc3 must
be carefully selected to realize better performances for both
isolation and stability. Another important thing to note here is
stability can be adjusted to be lower but still in stable region
for a trade off with higher power gain.
F. Summary of small-signal investigation
The final results representing the dependence of the small-
signal performances on variation of the bias parameters are
summarized in Table II. From this table, one can choose how to
adjust the bias parameters to realize an optimum performance
for high stability, high isolation and high power gain. One of
the most important conclusion can be drawn from the table is
the second-stage and the third-stage transistors are dominant
ones for improvement of the small-signal performance. This
confirms the conclusions in the theoretical considerations
section above.
Moreover, by considering the bias tendency in the table in
connection with results presented in the Fig. 7-Fig. 10, an
optimum bias condition for the configuration can be realized as
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TABLE II
SUMMARY OF THE MEASURED SMALL-SIGNAL PERFORMANCE
INVESTIGATION.
Improved characteristics
Bias parameters
(↑: high; ↓: low; ©: no effect)
Ib1 Ib2 Ib3 Vcc1 Vcc2 Vcc3
Stability (K-factor) © ↓ © © ↑ ↓
Power gain (MAG/MSG) © ↑ © © © ↑
Isolation (S12) © ↑ © © © ↑
TABLE III
OPTIMUM BIAS CONDITION.
Ib1 Ib2 Ib3 Vcc1 Vcc2 Vcc3
(mA) (mA) (mA) (V) (V) (V)
0.16 0.16 0.16 1.0 1.0 4.0
described in Table III. Here the base bias currents are adjusted
at a quite low value of 0.16 mA for high stability. Regarding
Fig. 9 and Fig. 10 to realize high power gain and isolation,
Vcc2 is chosen at a low value of 1.0 V while Vcc3 is set at
a high value of 4.0 V. Since Vcc1 doesn’t contribute to the
improvement of the small-signal performances, its value is
determined through performing a large-signal simulation. It
is important to note that because the three transistors have the
same size, their base bias currents should be biased nearly at
the same value to avoid undesired impact on operation.
Fig. 11. Circuit topology for three configurations: conventional 2-stack,
independently biased 2-stack configuration and independently biased 3-stack
configuration.
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G. Comparison with 2-stack configurations
In this section, to demonstrate the superiority of small-signal
performance of the 3-stack configuration over a conventional
2-stack and an independently biased 2-stack configurations as
claimed in the theoretical consideration section, their measured
isolation and power gain are compared to each other. Circuit
topology of these configurations are illustrated in Fig. 11. The
figure shows that the independently biased 2-stack has one
additional bias terminal whereas the independently biased 3-
stack has two additional bias terminals. The conventional 2-
stack has no added bias terminal. In Fig. 12 which shows the
comparison in power gain among the configurations it can be
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TABLE IV
LUMPED COMPONENTS VALUES.
Li Ci Lo Co C1 C2 C3 C4 C5 C6
(nH) (pF) (nH) (pF) (pF) (pF) (pF) (pF) (pF) (pF)
12.0 1.0 13.0 0.3 12.0 1k 12.0 1k 12.0 12.0
seen that the independent 3-stack exhibits power gain average
amounts of 17 dB and 12 dB higher than the conventional 2-
stack and independently biased 2-stack, respectively. Here all
the power gains are MSG. Figure 13 describes the comparison
in isolation among the configurations. It can be observed in
the figure that the independent 3-stack shows isolation average
amounts of 27 dB and 20 dB higher than the conventional 2-
stack and independently biased 2-stack, respectively. Here for
a proper comparison, bias condition is set in a similar way for
the 3 configurations with total collector bias voltage Vcc3 =
6.5 V and base bias current Ib = 0.1 mA. In addition, bias
condition of each configuration is optimized to obtain the best
results for power gain and isolation although the conventional
2-stack without any additional bias terminal cannot control
the bias condition for each transistor. These compared results
demonstrate the fact that the 3-stack configuration can offer
much superior small-signal performance over the two 2-stack
configurations as determined by the theory.
III. LARGE-SIGNAL INVESTIGATION
A. Circuit for simulation
In addition to the small-signal investigations in the previous
sections, this section considers various large-signal perfor-
mance of the proposed 3-stack circuit in comparison with
other configurations. The independently biased 3-stack HBT
MMIC chip based amplifier schematic is depicted in Fig. 14
which shows that the amplifier is composed of a 3-stack HBT
MMIC chip, input and output matching networks which are
constructed from lumped components (inductors Li, Lo and
capacitors Ci, Co). Here the capacitors C1-C6 are used for RF
bypass whereas the resistor R is used to prevent the amplifier
from spurious oscillations. The amplifier operates under six
bias terminals which are three current sources (Ib1, Ib2, and
Ib3) and three voltage sources (Vc1, Vc2, and Vcc).
To perform simulation of the large-signal characteristics for
the amplifier, an Agilent Advanced Design System (ADS)
2011.01 simulator is used for harmonic balance simulation.
The HBT model used in the simulation is WIN Semiconductor
Corp. one which is based on the VBIC large-signal model for
bipolar junction transistor. The lumped components models are
Murata models with LQW18AN, LQW15AN, GRM1555C,
GRM1555C and GRM15XR series. The design frequency is
chosen at 1.6 GHz as determined in Sec.II. Values for the
lumped components in the circuit are given in Table IV. Here,
these values are chosen at only fundamental frequency and
optimized for the best efficiency as described in Fig. 15.
Insertion loss of the output matching network at 1.6 GHz is
2.1 dB.
RFIN
Vcc1
Ib1
Ib3
Vcc = 
Vcc1+Vcc2+Vcc3
Ib2
Vcc2
Bias-T
Bias-T
RFOUT
MMIC
IMN
OMN
C1
C2 C4
C6
Ci
Li
Co
Lo
R R
C3 C5
HBT1
HBT2 HBT3
HBT1 HBT2
HBT3
c1
c2
Fig. 14. The 3-stack HBT MMIC chip based amplifier schematic.
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Fig. 15. Optimum load and source impedances based on ideal and realistic
component models: a) Optimum load impedance and b) Optimum source
impedance.
B. Simulated results
The results for large-signal performances using harmonic
balance simulation including one-tone signal power gain,
efficiency and two-tone signal IMD3 distortion under inves-
tigation of bias condition variation are shown in Fig. 16-
Fig. 19. Here the circuit is operated under the optimum bias
condition as given in Table III. These figures show that the
large-signal performances are not dependent on the variation
of the base bias currents as shown in Fig. 16 and Fig. 17. This
means base bias currents are only necessary to be considered
for small-signal performances. On the other hand, collector
bias voltages contribute significantly to the improvement of
the performances as can be seen in Fig. 18 and Fig. 19. It
can be seen that compared with Vcc1 and Vcc3, Vcc2 has less
contribution to the enhancement of performances. For low
distortion Vcc3 should be biased at high values whereas Vcc1
should be biased at low values as shown in Fig. 19a and Fig.
19c. For high efficiency at high power region, Vcc1 should be
set at low values while for high power gain, it should be set
at high values as illustrated in Fig. 18a. Hence Vcc1 should
be carefully considered for a trade-off of power gain and
efficiency. It is not clear to observe a remarkable contribution
to efficiency and power gain of Vcc3.
Finally Table V summarizes the above considerations for
large-signal performances investigation where the base bias
currents have no effect on the improvement of performances
while Vcc3 have a significant contribution to the distortion and
Vcc1 is the main factor since it contributes to the improvement
of both power gain, efficiency and distortion. This contradicts
to the investigations in small-signal operation where Vcc1 has
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Fig. 16. Simulated one-tone gain and PAE characteristics of the amplifier under the influence of the base bias current Ib at f = 1.6 GHz: a) Ib1 variation; b)
Ib2 variation; c) Ib3 variation.
Fig. 17. Simulated two-tone IMD3 characteristic of the amplifier under the influence of the base bias current Ib at f = 1.6 GHz and frequency spacing ∆f =
4 MHz: a) Ib1 variation; b) Ib2 variation; c) Ib3 variation.
Fig. 18. Simulated one-tone gain and PAE characteristics of the amplifier under the influence of the collector bias voltages at f = 1.6 GHz: a) Vcc1 variation;
b) Vcc2 variation; c) Vcc3 variation.
Fig. 19. Simulated two-tone IMD3 characteristic of the amplifier under the influence of the collector bias voltage Vcc at f = 1.6 GHz and frequency spacing
∆f = 4 MHz: a) Vcc1 variation; b) Vcc2 variation; c) Vcc3 variation.
no impact on improvement of the performance. From Table II,
Table III and Table V, it can be concluded that Vcc1 should be
biased at low values for higher efficiency and lower distortion
whereas Vcc3 should be biased at high values for higher
power gain, lower isolation and lower distortion. This means
Vcc1 should be set at 1.0 V. Consequently the final optimum
bias condition for both improved small-signal and large-signal
performances should be adjusted as follows: Ib1 = Ib2 = Ib3 =
0.16 mA, Vcc1 = 1.0 V, Vcc2 = 1.0 V, Vcc3 = 4.0 V as shown
in Table III.
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TABLE V
SUMMARY OF THE SIMULATED LARGE-SIGNAL PERFORMANCE
INVESTIGATION.
Improved characteristics
Bias parameters
(↑: increase; ↓: decrease; ©: no effect)
Ib1 Ib2 Ib3 Vcc1 Vcc2 Vcc3
Gain © © © ↑ © ©
Efficiency (PAE) © © © ↓ © ©
Distortion (IMD3) © © © ↓ © ↑
IN
Vcc1
Ib1
Ib3
Icc
Vcc = Vcc1+Vcc2+Vcc3
Vcc3
Vcc1
Tr1
Tr2
Icc1
Ib2
Icc2
Vcc2
Vcc2
Tr3Ic1 Ic2
SS: Stability, Power gain, 
Isolation
SS: Power gain, 
Isolation
LS: Efficiency, Power gain, 
Linearity LS: Linearity
Vc1
Vc2
OUT
Fig. 20. Highly flexible control of various circuit microwave performances
through adjusting appropriate bias terminal for each transistor where SS
denotes small-signal operation and LS denotes large-signal operation. Here
Vcc3 can be adjusted for improvement of both SS and LS performances.
In summary, thanks to independently biased technique for
the 3-stack HBT configuration, each bias terminal becomes
dominated for an accordingly particular performance. This
is illustrated in Fig. 20. This means circuit designers are
able to control specific bias conditions to achieve the desired
performances or realize an optimum performance based on an
optimum bias condition. This demonstrates the high flexibility
of the independently biased technique for the proposed struc-
ture.
C. Comparison with a single stage transistor and 2-stack
configurations
In this section, large-signal performance of four configura-
tions including the single-stage CE transistor, conventional 2-
stack, independently biased 2-stack and independently biased
3-stack are compared to each other. To make a comparison for
the large-signal operation, it is necessary to take into account
the source and load impedances of all the four configuration.
By performing a large-signal load-pull simulation using the
ADS simulator, optimum load and source impedances for best
efficiency of the four configurations are found as below
+ Single stage CE: ZSopt = 37+ j94 Ω, ZLopt = 185+ j75 Ω.
+ Conventional 2-stack: ZSopt = 117 + j128 Ω, ZLopt = 274 −
j25 Ω. + Independently biased 2-stack: ZSopt = 51 + j107 Ω,
ZLopt = 233 + j110 Ω.
+ Independently biased 3-stack: ZSopt = 41 + j132 Ω, ZLopt =
261 + j155 Ω.
where ZSopt and ZSopt denote the optimum source and load
impedance, respectively. It is noted that the bias condition
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Fig. 21. Simulated results for comparison of one-tone characteristics among
the four configurations.
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Fig. 22. Simulated results for comparison of two-tone characteristics among
the four configurations.
is configured the same for all the configurations with total
collector bias voltage Vcc = 6 V and the base bias current
Ib = 0.16 mA. It can be seen from Fig. 21 which shows
one-tone performance comparison that although the singe
stage has highest PAE at high power level with the same
output power level as other configurations, at linear region
its PAE, output power and power gain are much smaller
compared to the other configurations. The independent 2-
stack exhibits the best performance while 3-stack shows a
moderate performance compared to the 2-stack configurations.
The maximum efficiency of the single stage, conventional 2-
stack, independent 2-stack and 3-stack configurations is 74%,
71%, 71% and 66%, respectively. Slightly lower efficiency of
the 3-stack compared to other configurations is possibly caused
by its higher DC dissipated power since all the configurations
have the same output power level at their maximum efficiency.
Figure 22 illustrates their comparison in two-tone performance
including IMD3, Gain and PAE. Here the center frequency
is 1.6 GHz with a frequency spacing of 4 MHz, the bias
conditions and load, source impedances for each configuration
are kept similar to that of the one-tone investigation. It can be
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Fig. 23. Fabricated 3-stack HBT MMIC chip based amplifier.
observed in the figure that although the single stage has highest
output power and best IMD3 but it shows lowest PAE and
power gain at the same level of IMD3. Conventional 2-stack
has poorest IMD3 while independent 2-stack and 3-stack have
nearly the same IMD3 performance and output power, power
gain. However the independent 2-stack can deliver higher PAE
than 3-stack with the same level of IMD3.
In summary, at large-signal operation for both one-tone and
two-tone performance, independent 2-stack seems to offer the
best performance while single stage has poorest performance
although it can offer highest PAE in one-tone characteristic
and highest output power in two-tone characteristic. 3-stack
configuration has nearly the same performance compared to
the independent 2-stack configuration except for its lower
efficiency. Therefore in connection with the high superiority
of the small-signal performance of the 3-stack configuration
it can be concluded that the 3-stack configuration can be the
best candidate for various applications in both small-signal
and large-signal operation with just a small penalty of the
efficiency.
IV. LARGE-SIGNAL PERFORMANCE MEASUREMENT
A. Measured results
Based on the 3-stack InGaP/GaAs HBT MMIC chip, an am-
plifier was fabricated and tested under the above optimum bias
condition in order to demonstrate the superior performances
of the independently biased 3-stack HBT configuration. The
fabricated amplifier is illustrated in Fig. 23. It was fabricated
on a Megtron 6 substrate from Panasonic and the MMIC chip
was made using foundry service from the WIN Semiconductor
Corp.
The measured results for one-tone signal performance (out-
put power, power gain, efficiency) of the fabricated amplifier
at operation frequency of 1.6 GHz and under the optimum bias
condition are shown in Fig. 24. The figure shows that when
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Fig. 24. Measured results for the one-tone signal of gain and efficiency of
the amplifier.
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Fig. 25. Measured results for two-tone signal (distortion) and one-tone signal
(gain and efficiency) of the fabricated amplifier.
input power ranges from -25 dBm to 0 dBm, the amplifier
can deliver a maximum efficiency of 51.2% at an output
power of 15.84 dBm and power gain of 20.84 dB. This
lower efficiency value compared with that of the simulated
result should contribute to the various loss factors in the
fabricated circuit including connector loss, loss in matching
networks which are based on passive components (realistic
Murata capacitor and inductor), loss due to connection of two
ohmic resistors in the bias circuits for suppression of spurious
oscillation. In addition, because only fundamental frequency
is treated for efficiency without harmonics termination in
both simulation and experiment, some preferable harmonics
in harmonic balance simulation may be unintentionally treated
due to high non-linearity feature of the 3-stack circuit. The
figure also indicates that in the back-off region, power gain of
the amplifier still remains very high. These results verify the
above conclusion about the optimum bias condition on high
power gain of the configuration. In addition to the one-tone
signal results, two-tone signal distortion performance (IMD3)
was also measured as indicated in Fig. 25. In the distortion
measurement, center frequency was taken at 1.6 GHz with fre-
quency spacing of 4 MHz. The bias condition for the amplifier
was chosen identical to that for one-tone signal measurement.
It can be seen in the figure in connection with Fig. 24 that
when the amplifier exhibits an IMD3 performance below -
35 dBc its output power and the efficiency are 12 dBm and
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Fig. 26. Frequency characteristic of the fabricated amplifier.
Fig. 27. Comparison of measured distortion, power gain and efficiency per-
formances between independently biased 3-stack amplifier and a conventional
one. The bias condition shown in the figure is for the proposed configuration.
The dashed line and solid line of the IMD3 characteristic show its lower tone
and upper tone, respectively.
23.5%, respectively. This verifies that the amplifier exhibits
low distortion or high linearity as expected. The optimum
performance at the optimum bias condition for both simulation
and measurement are summarized in table VI for comparison.
The table indicates that the measured results are slightly better
than that of the simulated results. The reason for this deviation
should contribute to the accuracy of the harmonic balance
simulation under very high non-linearity operation of the 3-
stack configuration. Finally, frequency characteristic of the
fabricated amplifier is plotted and shown in Fig. 26. As can
be seen in the figure at maximum efficiency, the amplifier
exhibits a high power gain from 18 dB to 21 dB within a
wide bandwidth of 500 MHz (from 1.4 GHz to 1.9 GHz).
This means high gain is one of the obvious advantages of
the proposed configuration as expected when connecting an
additional CB transistor.
B. Comparison with a conventional 3-stack HBT amplifier
To validate the superior performance of the proposed con-
figuration, besides comparison with the single stage and two 2-
stack configurations, its performance was also compared with
that of a conventional 3-stack amplifier as shown in Fig. 27.
The conventional amplifier was formed based on the indepen-
dently biased 3-stack (proposed) amplifier by removing the
TABLE VI
SUMMARY OF THE SIMULATED AND MEASURED OPTIMUM PERFORMANCE
FOR COMPARISON.
Simulation Measurement
IMD3 PAE Pout Gain IMD3 PAE Pout Gain
(dBc) (%) (dBm) (dB) (dBc) (%) (dBm) (dB)
-35.0 12.0 9.2 28.7 -35.0 23.5 12.0 32.8
two added bias terminals. Here, for a logical comparison, the
operation frequency and bias condition are set identical for
both the amplifiers with the total collector bias voltage Vcc = 6
V and base bias current Ib = 0.16 mA as given in the figure.
As can be clearly seen that the proposed amplifier exhibits
significantly better IMD3 at nearly the same power gain and
efficiency over the conventional one. The contribution to this
IMD3 improvement of the proposed configuration is due to
the introduction of two added bias terminals for compensation
of the non-linearity effect between transistors by independent
control of bias condition which can not be realized in the
conventional configuration. This means the proposed 3-stack
configuration can deliver better performance not only in small-
signal operation but also in large-signal operation compared
to that of the conventional one.
V. CONCLUSION
In this study, an independently biased 3-stack HBT configu-
ration was proposed and its performance has been investigated
at both the small-signal and large-signal operation. By con-
necting an additional CB transistor to the conventional cascode
configuration and introducing two added bias terminals to
the common points among transistors, various performances
were improved by independently controlling bias condition for
each transistor. At small-signal operation, the second-stage and
third-stage transistors are dominant for stability, isolation and
power gain whereas the first-stage transistor doesn’t contribute
to the improvement of the small-signal performance. However
at large-signal operation, the first-stage transistor plays an
important role since it is dominant for power gain, efficiency
and linearity while the third-stage transistor is dominant for
the improvement of linearity. At large-signal operation the
second-stage transistor was found not to contribute to the
improvement of the performance. An optimum performance at
operation frequency of 1.6 GHz for both superior power gain
and low distortion of this type of configuration was achieved
at an optimum bias condition as: PAE = 23.5 %, Pout = 12
dBm; Gain = 32.6 dB at IMD3 = -35 dBc. Especially high
large-signal power gain of the configuration from 18 dB to
21 dB was found to remain unchanged in a wide bandwidth
of 500 MHz. These results demonstrate that the proposed
configuration can offer not only high gain in a wide frequency
range but also low distortion with reasonably high efficiency.
In addition, due to inherent feature for high flexibility of
the proposed configuration, particular performance is able
to be controlled through varying appropriate bias condition
for each transistor. Finally the comparison in both small-
signal and large-signal performance among the single stage
CE transistor, conventional 2-stack, independently biased 2-
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stack, conventional 3-stack and independently biased 3-stack
demonstrates that the independently biased 3-stack configu-
ration can be considered the most promising candidate for
various applications in wireless communication systems.
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